An Adaptive PAM-4 5-Gb/s Backplane Transceiver in 0.25- m CMOS
نویسندگان
چکیده
This paper describes a backplane transceiver, which uses pulse amplitude modulated four-level (PAM-4) signaling and continuously adaptive transmit-based equalization to move 2.5-GBd/s symbols totalling 5 Gb/s across typical FR-4 backplanes for total distances of up to 50 inches through two sets of backplane connectors. The 17-mm device is implemented in a 0.25m CMOS process, operates off of 2.5and 3.3-V supply voltages, and consumes 1 W.
منابع مشابه
ISSCC 2008 / SESSION 5 / HIGH - SPEED TRANSCEIVERS / 5 . 3 5 . 3 A 20 Gb /
The ever growing volume of backplane communications pushes the data rate toward 20Gb/s for the next-generation transceivers. Over the years, chip designers have been seeking different data formats to overcome the loss of electrical channels. Among the existing solutions, duobinary signaling manifests itself in bandwidth efficiency as (1) its spectrum occupies only half as wide as that of NRZ da...
متن کاملA Low-Power 8-PAM Serial Transceiver in 0.5- m Digital CMOS
An 8-PAM CMOS transceiver is described in this paper. Pre-emphasis is implemented without an increase in DAC resolution or digital computation. The receiver oversamples with three fully differential 3-bit ADCs. The prototype transmits at up to 1.3 Gb/s and has a measured bit error rate of less than 1 in 10 for an 810-Mb/s pseudorandom bit sequence transmission. The device, packaged in a 68-pin ...
متن کاملISSCC 2007 / SESSION 24 / MULTI - GB / s TRANSCEIVERS / 24 . 5 24 . 5 A 20 Gb / s Broadband Transmitter with Auto - Configuration Technique
The ever-growing volume of communication over backplane channels necessitates transceivers with equalization techniques. Among the existing solutions, transmit pre-emphasis manifests itself in its simplicity and accuracy. However, making it adaptive is not a trivial work due to the lack of eye-opening information from the receive side, unless a back channel or a bidirectional topology is includ...
متن کاملA 0.18 µm CMOS 3.125-Gb/s Digitally Controlled Adaptive Line Equalizer with Feed-Forward Swing Control for Backplane Serial Link
A new compact line equalizer is proposed for backplane serial link applications. The equalizer has two control blocks. The feed-forward swing control block determines the optimal low frequency level and the feedback control block detects signal shapes and decides the high-frequency boosting level of the equalizer. Successful equalization is demonstrated over a 1.5m long PCB trace at 3.125-Gb/s ...
متن کاملISSCC 2017 / SESSION 6 / ULTRA - HIGH - SPEED WIRELINE / 6 . 1 6 . 1 A 56 Gb / s PAM - 4 / NRZ Transceiver in 40 nm CMOS
Figure 6.1.1(a) illustrates the TX structure, which consists of a 64:4 serializer, a 3-tap quarter-rate FFE, a poly-phase filter (PPF) generating quadrature clocks for the latches and selectors, and a combiner (output driver). The low-speed 64:4 serializer can be done in typical CMOS (digital) realization. The 4×14Gb/s inputs coming from it are fed into the quarter-rate FFE, which provides maxi...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2001